

## COPY OF PAPERS ORIGINALLY FILED

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

in re the Application of:

Steven W. Russell

Serial No.:

09/938,260

Filed:

For:

08/23/01

IMPROVED DIELECTRIC LAYER LINER FOR AN INTEGRATED CIRCUIT

STRUCTURE

## **ELECTION**

Assistant Commissioner for **Patents** Washington, DC 20231

MAILING CERTIFICATE UNDER 37 C.F.R. § 1.8(A)

Docket No.:

Examiner:

Art Unit:

I hereby certify that the above correspondence is being deposited with the U.S. Postal Service as first Class Mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231 on:

TI-25084

Fenty, J.

2815

Marianna Smith

Dear Sir:

With respect to the Restriction Requirement mailed on 07/16/02, the Examiner has restricted the instant application to the invention of Group I (Claims 1-17), or Group II (Claims 18-27). In light of this, Applicants elect to pursue Group I (Claims 1-17) without traverse.

1

Texas Instruments Incorporated P.O. Box 655474, M/S 3999 Dallas, TX 75265 (214) 532-9348 or (972) 917-5643 Fax: (972) 917-4418

Jaequeline J. Garner
Attorney for Applicant(str. Reg. No. 36,144

AUG 22 2002

AUG 22 2002

